

# Transient Voltage Suppressor Diode

## **BZA456A**

4 Diode Array

5.6V/100mA

# DATASHEET

OEM – Philips

Source: Philips Databook 1999

## Quadruple ESD transient voltage suppressor

## BZA456A

### FEATURES

- ESD rating >8 kV, according to IEC1000-4-2
- SOT457 surface mount package
- Common anode configuration
- Non-clamping range  $-0.5$  to  $5.6$  V
- Maximum reverse peak power dissipation:  $24$  W at  $t_p = 1$  ms
- Maximum clamping voltage at peak pulse current:  $8$  V at  $I_{ZSM} = 3$  A.

### APPLICATIONS


- Computers and peripherals
- Audio and video equipment
- Communication systems
- Medical equipment.

### DESCRIPTION

Monolithic transient voltage suppressor diode in a six lead SOT457 (SC-74) package for 4-bit wide ESD transient suppression at  $5.6$  V level.

### PINNING

PIN	DESCRIPTION
1	cathode 1
2	common
3	cathode 2
4	cathode 3
5	common
6	cathode 4



### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Per diode</b>					
$I_Z$	working current	$T_s = 60$ °C; note 1	–	note 2	mA
$I_F$	continuous forward current	$T_s = 60$ °C	–	100	mA
$I_{FSM}$	non-repetitive peak forward current	$t_p = 1$ ms; square pulse	–	3.75	A
$I_{ZSM}$	non-repetitive peak reverse current	$t_p = 1$ ms; square pulse; see Fig.2	–	3	A
$P_{tot}$	total power dissipation	$T_s = 60$ °C; see Fig.3	–	720	mW
$P_{ZSM}$	non repetitive peak reverse power dissipation	square pulse; $t_p = 1$ ms; see Fig.4	–	24	W
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	junction temperature		–65	+150	°C

### Notes

1.  $T_s$  is the temperature at the soldering point of the anode pin.
2. DC working current limited by  $P_{tot\ max}$ .

---

 Quadruple ESD transient voltage suppressor
 

---

BZA456A

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	one or more diodes loaded	125	K/W





## ELECTRICAL CHARACTERISTICS

 $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Per diode</b>						
$V_Z$	working voltage	$I_Z = 1\text{ mA}$	5.32	5.6	5.88	V
$V_F$	forward voltage	$I_F = 200\text{ mA}$	–	–	1.3	V
$V_{ZSM}$	non-repetitive peak reverse voltage	$I_{ZSM} = 3\text{ A}; t_p = 1\text{ ms}$	–	–	8	V
$I_R$	reverse current	$V_R = 3\text{ V}$	–	–	2	$\mu\text{A}$
$r_{df}$	differential resistance	$I_Z = 250\text{ }\mu\text{A}$	–	–	1600	$\Omega$
		$I_Z = 1\text{ mA}$	–	–	400	$\Omega$
$S_Z$	temperature coefficient of working voltage		–	1.2	–	mV/K
$C_d$	diode capacitance	see Fig.5 $V_R = 0; f = 1\text{ MHz}$	–	–	240	pF
		$V_R = 3\text{ V}; f = 1\text{ MHz}$	–	–	140	pF

Quadruple ESD transient voltage suppressor

BZA456A



Quadruple ESD transient voltage suppressor

BZA456A




Fig.6 ESD clamping test set-up and waveforms.

Quadruple ESD transient voltage suppressor

BZA456A

**APPLICATION INFORMATION**

**Typical common anode application**

A quadruple transient suppressor in a SOT457 package makes it possible to protect four separate lines using only one package. Two simplified examples are shown in Figs 7 and 8.




Fig.7 Computer interface protection.




Fig.8 Microprocessor protection.

---

**Quadruple ESD transient voltage suppressor****BZA456A**

---

**Device placement and printed-circuit board layout**

Circuit board layout is of extreme importance in the suppression of transients. The clamping voltage of the BZA456A is determined by the peak transient current and the rate of rise of that current ( $di/dt$ ). Since parasitic inductances can further add to the clamping voltage ( $V = L di/dt$ ) the series conductor lengths on the printed-circuit board should be kept to a minimum. This includes the lead length of the suppression element.

In addition to minimizing conductor length the following printed-circuit board layout guidelines are recommended:

1. Place the suppression element close to the input terminals or connectors.
2. Keep parallel signal paths to a minimum.
3. Avoid running protection conductors in parallel with unprotected conductors.
4. Minimize all printed-circuit board loop areas including power and ground loops.
5. Minimize the length of the transient return path to ground.
6. Avoid using shared transient return paths to a common ground point.